An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches
نویسندگان
چکیده
منابع مشابه
NUCA: A Non-Uniform Cache Access Architecture for Wire-Delay Dominated On-Chip Caches
This paper describes Non-Uniform Cache Access (NUCA) designs, which solve the on-chip wire delay problem for future large integrated caches. These designs embed a network into the cache itself, allowing data to migrate within the cache, clustering the working set in the cache region nearest to the processor. Today’s high performance processors incorporate large level-two (L2) caches on the proc...
متن کاملNonuniform Cache Architectures for Wire-Delay Dominated On-Chip Caches
0272-1732/03/$17.00 2003 IEEE Published by the IEEE computer Society The next generation of today’s highperformance processors incorporate large leveltwo caches on the processor die. For example, the IBM Power5 will contain a 1.92-Mbyte L2 cache, the Hewlett-Packard PA8700 will contain 2.25 Mbytes of unified on-chip cache, and the Intel Itanium2 will contain 6 Mbytes of on-chip L3 cache. Cach...
متن کاملEfficient Cache Replacement for Non-uniform Objects in Web Caches
With the prevalence of wide-area distributed environments such as the WWW, caching of remote objects is becoming increasingly important. However, due to the non-uniformity of data objects in these environments, design of an efficient cache replacement algorithm becomes an even more difficult problem compared to the traditional caching problems. This article discusses some important issues that ...
متن کاملDesigns Solve the on - Chip Wire Delay Problem for Future Large Integrated Caches . by Embedding a Network in the Cache , Nuca Designs Let Data Migrate
0272-1732/03/$17.00 2003 IEEE Published by the IEEE computer Society The next generation of today’s highperformance processors incorporate large leveltwo caches on the processor die. For example, the IBM Power5 will contain a 1.92-Mbyte L2 cache, the Hewlett-Packard PA8700 will contain 2.25 Mbytes of unified on-chip cache, and the Intel Itanium2 will contain 6 Mbytes of on-chip L3 cache. Cach...
متن کاملA Cache Related Preemption Delay Analysis for Multi-level Non-inclusive Caches
domain. Assume thatM represents the set of all memory blocks and Dc captures the set of inclusion patterns of a memory block in a two-level cache hierarchy. The domain of the analysis (D) is the set of all valid mappings fromM to Dc as follows. D : M → (Dc ∪ {⊤}) (1) ACM Transactions on Embedded Computing Systems, Vol. V, No. N, Article A, Publication date: January YYYY. A:10 S. Chattopadhyay a...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: ACM SIGPLAN Notices
سال: 2002
ISSN: 0362-1340,1558-1160
DOI: 10.1145/605432.605420